View Single Post
  #1  
Old 01-21-2008, 08:29 PM
Chierin Chierin is offline
News Editor Supreme
Lab Master Techie
 
Join Date: Sep 2007
Posts: 159,377,334
Default Icrontic Article: Explaining Core 2's FSB, RAM, and bandwidth

Today, Icrontic serves up a crash-course in the mysterious relationship of the Core 2 front side bus, RAM and bandwidth. The nature of the Core 2's design may be baffling, particularly to users exiting the era of synchronized Athlon XP buses, and we intend to cut through the haze and serve it straight just as we like to.

Reply With Quote